

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

81

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(51) International Patent Classification 7 :	A1	(11) International Publication Number: WO 00/51232
H03H 7/38		(43) International Publication Date: 31 August 2000 (31.08.00)

(21) International Application Number: PCT/US00/04858	(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 23 February 2000 (23.02.00)	
(30) Priority Data: 09/258,184 25 February 1999 (25.02.99) US	
(71) Applicant: FORMFACTOR, INC. [US/US]; 5666 La Ribera Street, Livermore, CA 94550 (US).	
(72) Inventor: MILLER, Charles, A.; 48881 Semillon Drive, Fremont, CA 94539 (US).	
(74) Agent: LARWOOD, David; Formfactor, Inc., 5666 La Ribera Street, Livermore, CA 94550 (US).	

## Published

With international search report.

## (54) Title: FILTER STRUCTURES FOR INTEGRATED CIRCUIT INTERFACES



## (57) Abstract

A method of optimizing the frequency response of an interconnect system of the type which conveys high frequency signals between bond pads of separate integrated circuits (ICs) mounted on a printed circuit board (PCB) through inductive conductors, such as bond wires and package legs, and a trace on the surface of the PCB. To improve the interconnect system, capacitance is added to the trace and inductance is added to the conductors, with the added trace capacitance and conductor inductance being appropriately sized relative to one another and to various other interconnect system impedances to optimize the interconnect system impedance matching frequency response.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

FILTER STRUCTURES FOR INTEGRATED CIRCUIT INTERFACESBACKGROUND OF THE INVENTIONField of the Invention

5 The present invention relates in general to systems for interconnecting integrated circuits mounted on a circuit board and in particular to an interconnect system that provides a filter and impedance matching function.

10 Description of Related Art

Each node of an integrated circuit (IC) that is to communicate with external circuits is linked to a bond pad on the surface of the IC chip. In a packaged IC a bond wire typically connects the bond pad to a conductive leg 15 extending from the package surrounding the IC chip. When the IC is mounted on a printed circuit board (PCB), the package leg is soldered to a microstrip PCB trace on the surface of the PCB. When bond pads of one or more other ICs mounted on the PCB are linked to the PCB trace, the 20 bond pads, bond wires, package legs, and the PCB trace form an interconnect system for conveying signals between nodes of two or more ICs.

In high frequency applications the interconnect system can attenuate and distort signals. The conventional 25 approach to reducing the amount of signal distortion and attenuation caused by the interconnect system has been to minimize the series inductance and shunt capacitance of the interconnect system. Much of the inductance comes from the bond wire and the package leg, and such inductance can be 30 minimized by keeping the bond wire and package leg as short as possible. The capacitance of the bond pads can be reduced to some extent by minimizing the surface area of the bond pads. The capacitance of PCB traces can be reduced by appropriately choosing physical characteristics 35 of the board including the size of the PCB traces, their spacing from ground planes and dielectric nature of the insulating material forming the circuit board. Vias, conductors passing vertically through a circuit board to

interconnect PCB traces on various layers of the PCB, can be a source of capacitance at the PCB trace. Designers often avoid the use of vias in high frequency applications because vias can add substantial capacitance to the 5 interconnect system. When vias are unavoidable, designers typically structure them so as minimize their capacitance. Minimizing the bond wire and package leg inductance and capacitances of the bond pad and PCB can help increase the bandwidth, flatten frequency response and reduce the signal 10 distortion, but it is not possible to completely eliminate interconnect system inductance and capacitance. Thus some level of signal distortion and attenuation is inevitable when signal frequencies are sufficiently high.

15 What is needed is a way to substantially improve the frequency response of the interconnect system so as to reduce distortion and attenuation of high frequency signals.

#### SUMMARY OF THE INVENTION

20 The present invention is an improvement to a conventional system for interconnected integrated circuits (ICs) mounted on a printed circuit board (PCB). The conventional interconnect system employs a conductor (typically a bond wire and package leg) to connect a bond 25 pad on the surface of each IC to a PCB trace on the PCB so that the ICs can communicate with each other through the PCB trace. The inductance of the bond wires and package legs, the capacitances of the bond pads and PCB trace, the impedances of the IC devices connected to the pads, and 30 impedances of the PCB trace cause the interconnect system to distort, reflect and attenuate signals as they pass between the IC bond pads.

35 In accordance with the invention, the interconnect system is improved by adapting it to provide a filter function that is optimized for the nature of the signals passing between the ICs. The interconnect system is adapted to provide a filter function, for example by adding capacitance to the circuit board PCB trace and by

appropriately adjusting the bond wire inductance, the IC pad capacitance, and the additional circuit board capacitance relative to one another. The component values are adjusted to optimize relevant characteristics of the 5 interconnect system frequency response. For example when the ICs communicate using low frequency analog signals where it is most important to avoid distortion, the "optimal" frequency response may have a narrow, but maximally flat, pass band. Or, as another example, when 10 the ICs communicate via high frequency digital signals, the optimal frequency response may have a maximally wide passband. By adding capacitance to the circuit board PCB trace, rather than trying to minimize it, and by adjusting that capacitance relative to impedances of other components 15 of the interconnect system, substantial improvement in interconnect system frequency response can be obtained.

It is accordingly an object of the invention to provide a system for interconnecting integrated circuits mounted on a printed circuit board wherein the frequency 20 response of the interconnect system is optimized for the nature of signals passing between the ICs.

The concluding portion of this specification particularly points out and distinctly claims the subject matter of the present invention. However those skilled in 25 the art will best understand both the organization and method of operation of the invention, together with further advantages and objects thereof, by reading the remaining portions of the specification in view of the accompanying drawing(s) wherein like reference characters refer to like 30 elements.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified sectional elevation view of a portion of a prior art printed circuit board upon which is mounted a pair of integrated circuits;

35 FIG. 2 is an equivalent circuit diagram modeling the ICs of FIG. 1 and the prior art structure interconnecting them;

FIG. 3 illustrates the frequency response characteristics of the prior art interconnect system of FIGS. 1 and 2;

5 FIG. 4 is a simplified sectional elevation view of a portion of a printed circuit board upon which is mounted a pair of integrated circuits, wherein the integrated circuits are interconnected in accordance with the present invention;

10 FIG. 5 is an equivalent circuit diagram modeling the ICs of FIG. 4 and the structure interconnecting them; and

FIG. 6 illustrates the frequency response characteristics of the interconnect system of FIGS. 4 and 5.

15 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Prior Art Interconnect System

The present invention is an improvement to a prior art interconnect system for conveying signals between integrated circuits mounted on a printed circuit board.

20 FIG. 1 is a simplified sectional elevation view of the prior art interconnect system, including a printed circuit board (PCB) 10 upon which is mounted a pair of integrated circuits (ICs) 12 and 14. IC 12 includes an integrated circuit chip 16 contained within an IC package 18. A bond pad 20 on the surface of chip 16 acts as an input/output (I/O) terminal for signals entering and/or departing chip 16. A typical IC will include several bond pads, but for simplicity only one is shown in FIG. 1. A bond wire 22 links bond pad 20 to a conductive leg 24 extending outward from package 18. Leg 24 is typically soldered onto a microstrip PCB trace 26 on the surface of PCB 10. Bond wire 22 and leg 24 together form a path for conveying signals between bond pad 20 and PCB trace 26. When a bond pad 28 in IC 14 is connected to microstrip PCB trace 26 in 30 a similar manner through a bond wire 27 and a package leg 29, ICs 12 and 14 can transmit signals to one another via PCB trace 26. PCB board 10 also includes a conductive ground plane 30 and a conductive power plane 32 between

layers of dielectric material for delivering ground and power throughout PCB 10.

FIG. 2 is an equivalent circuit diagram modeling PCB 10, ICs 12 and 14 of FIG. 1 and the various structures 5 interconnecting them. IC 12 is modeled as an ideal signal source 40 transmitting a signal through a resistance  $R_1$ . The capacitance to ground at bond pad 20, including the capacitance of the driver and any electrostatic discharge (ESD) protection device connected to bond pad 20, is 10 modeled as a single capacitor  $C_1$ . Bond wire 22 and the package leg 24 form a transmission line that is primarily inductive at higher signal frequencies. Bond wire 22 and package leg 24 are therefore modeled as a single inductor  $L_1$ . IC 14 is modeled as an ideal signal receiver 42 having 15 input impedance  $R_2$ , connected to bond pad 28. The capacitance at bond pad 28, including the capacitance of any driver, ESD or other device connected to pad 28 is modeled as a capacitor  $C_2$ . The inductances of bond wire 27 and 29 are modeled as a single inductor  $L_2$ . Trace 26 is modeled as a 20 microstrip transmission line having a series characteristic impedance  $Z_0$ .

The circuit formed by capacitors  $C_1$ ,  $C_2$ , inductors  $L_1$  and  $L_2$ , resistors  $R_1$  and  $R_2$ , and impedance  $Z_0$  has a reactive impedance that can substantially attenuate and 25 distort signals passing between driver 40 and receiver 42.

The conventional approach to reducing the amount of signal distortion and attenuation in high frequency applications has been to minimize bond wire inductances  $L_1$  and  $L_2$  and capacitances  $C_1$  and  $C_2$ . Inductances  $L_1$  and  $L_2$  are 30 minimized by keeping bond wires 20, 27 and package legs 24, 29 as small as possible. Capacitances  $C_1$  and  $C_2$  are minimized by keeping bond pads 20 and 28 as small as possible.

Table I below lists impedance values of the various 35 interconnect system components of the prior art equivalent circuit of FIG. 2 that are typical in high frequency applications.

TABLE I

ELEMENT	IMPEDANCE
L1	1nH
L2	1nH
C1	2pF
C2	2pF
Z0	50 Ohms
R <sub>1</sub>	50 Ohms
R <sub>2</sub>	50 Ohms

FIG. 3 illustrates the frequency response characteristics of the prior art interconnect system of FIGs. 1 and 2 when components are set to the values indicated in Table I. The desired frequency response characteristics for an interconnect system depends on its application. For example, when the interconnect system is to convey an analog signal with little distortion or noise, it is usually desirable that the passband be only as wide as needed to pass the highest frequency signal expected, that the passband be as flat as possible to avoid signal distortion, and that all areas of the stopband have maximal attenuation so as to block high frequency noise. Suppose we want to use the interconnect system of FIG. 2 to convey an analog signal having components up to 3GHz. We first note that the passband (approximately 2GHz) is not wide enough for the application. We also note that the passband is not particularly flat between 1 and 2 GHz. Thus the interconnect system will severely attenuate signal frequency components above 2GHz and will distort signals having frequency components above 1GHz. We also note that the stopband has large peaks at several frequencies above 2GHz and may therefore fail to sufficiently attenuate noise at those frequencies.

#### Improved Interconnect System

FIG. 4 illustrates a PCB 50 implementing an improved interconnect system in accordance with the present invention for interconnecting a bond pad 52 in one IC 54 to a bond pad 56 in another IC 58. Bond wires 60 and 62 connect pads 52 and 56 to package legs 64 and 66 which are

in turn soldered to a PCB trace 68 on the upper surface of PCB 50. A conductive via 70 passes through PCB 50 and contacts PCB trace 68 near the point of contact between leg 64 and PCB trace 68. Similarly a via 72 passes through PCB 50 and contacts PCB trace 68 near its point of contact with leg 66.

FIG. 5 is an equivalent circuit diagram of the interconnect system of FIG. 4 in accordance with the invention. A driver 70 within IC 54 is connected to pad 52 through impedance  $R_1$  and a receiver having input impedance  $R_2$  within IC 58 connected to pad 56. Bond wire 60 and package leg 64 are modeled as inductance L1 while bond wire 62 and package leg 66 are modeled as inductance L2. The capacitances of pads 52 and 56 appear in FIG. 5 as capacitors C1 and C2 and the impedance of PCB trace 68 appears as its characteristic impedance  $Z_0$ . Since vias 60 and 72 are primarily capacitive, their capacitances appear in FIG. 5 as capacitors  $C_{1,via}$  and  $C_{2,via}$ .

The interconnect system of 5 is topologically similar to the prior art system of FIG. 2 except for the addition of the shunt capacitors  $C_{1,via}$  and  $C_{2,via}$  at opposite ends of impedance  $Z_0$ . Although vias 70 and 72 can be conveniently used to connect PCB trace 72 to traces on other layers of PCB 50, the primary function of vias 70 and 72 is to add relatively large shunt capacitances  $C_{1,via}$  and  $C_{2,via}$  to PCB trace 68. Thus in accordance with the invention, vias 70 and 72 (or any other suitable source of capacitance) are added to PCB trace 68 regardless of whether the vias are used to connect PCB trace 68 to traces on other layers of PCB 50.

According to conventional practice interconnect system frequency response is optimized by minimizing shunt capacitance at the trace 68, mainly by avoiding connection of capacitive elements such as vias to the trace, and by minimizing series inductances L1 and L2, mainly by keeping conductors 60, 62, 64 and 66 as short as possible. However in accordance with the invention, system frequency response is actually improved by adding capacitances  $C_{1,via}$  and  $C_{2,via}$  to

trace 68 and/or by increasing inductances L1 and L2 above their minimum levels, provided that the values of L1, L2, C1<sub>VIA</sub>, and C2<sub>VIA</sub> are appropriately adjusted relative other components values C1, C2, R1, R2 and Z0 of the interconnect system.

The capacitance C1<sub>VIA</sub> and C2<sub>VIA</sub> of each via 70 and 72 arises primarily from capacitive coupling between the via and the ground and power planes 88 and 90 of PCB 58 and can be controlled by altering the distance between the vias and planes 88 and 90. In particular we can increase (or decrease) capacitance C1<sub>VIA</sub> of via 70 by decreasing (or increasing) the size of the holes 92 in planes 88 and 90 through which via 70 passes. The capacitance C1<sub>VIA</sub> of via 72 can be adjusted in a similar manner. The magnitudes of L1 and L2 can be increased by increasing the lengths of bond wires 60 and 62, increasing the lengths of package legs 64 and 66, or by adding inductive elements in series with bond wires 60 and 62.

Table II compares values of interconnect system components of the prior art equivalent circuit of FIG. 2 to values of interconnect system components of the improved interconnect system of FIG. 5 when adjusted in accordance with the invention:

TABLE II

ELEMENT	VALUE (PRIOR ART)	VALUE (IMPROVED)
L1	1nH	3nH
L2	1nH	3nH
C1	2pF	2pF
C2	2pF	2pF
C1 <sub>VIA</sub>	N/A	1.4pF
C2 <sub>VIA</sub>	N/A	1.4pF
Z0	50 Ohms	50 Ohms
R <sub>1</sub>	50 Ohms	50 Ohms
R <sub>2</sub>	50 Ohms	50 Ohms

25

Component values for Z0, R1 and R2, C1 and C2 are characteristics of the ICs and are assumed for illustrative purposes to have similar values for both prior art and improved interconnect systems. However the improved interconnect system includes the additional capacitances C1<sub>VIA</sub>

and  $C_{2_{VIA}}$ . Inductances  $L_1$  and  $L_2$  are also increased from 1 nH in the prior art interconnect system of FIG. 2 to 3 nH in the improved interconnect system of FIG. 5.

FIG. 6 illustrates the frequency response of the 5 interconnect system of FIG. 5 in accordance with the invention when its various component are set to the values indicated by the "improved" column of Table II. In the particular case illustrated in FIG. 6 the value of  $L_1$ ,  $L_2$ ,  $C_{1_{VIA}}$ , and  $C_{2_{VIA}}$  were chosen to maximize passband power for the 10 given values of  $R_1$ ,  $R_2$ ,  $C_1$ ,  $C_2$  and  $Z_0$ . We maximize passband power when we maximize the average amount of signal power that may be conveyed by the various signal frequencies in the interconnect system passband (0-3GHz). This means that for the given values of other components of FIG. 5,  $L_1$ ,  $L_2$ ,  $C_{1_{VIA}}$  15 and  $C_{2_{VIA}}$  are sized to maximize the total area under the frequency response curve in the passband between 0 and 3GHz.

One way to determine appropriate values of  $L_1$ ,  $L_2$ ,  $C_{1_{VIA}}$  and  $C_{2_{VIA}}$  is to use a conventional circuit simulator to simulate the circuit of FIG. 5 which produces a plot of frequency 20 response similar to FIG. 6. The values of  $L_1$ ,  $L_2$ ,  $C_{1_{VIA}}$  and  $C_{2_{VIA}}$  that maximize passband power can be determined by iteratively adjusting their values and monitoring the frequency response.

FIG. 6 shows that the bandwidth of the improved 25 interconnect system is approximately 3 GHz, substantially larger than the 2 GHz bandwidth of the prior art system, as illustrated in FIG. 3. Note also that the passband is relatively flatter in FIG. 6, that the stopband falls off more quickly in FIG. 6 than in FIG. 3, and that the stopband 30 of FIG. 6 has fewer spikes. It is clear that the frequency response illustrated in FIG. 6 would be an improvement over the frequency response of FIG. 3 in an application where a 3 GHz passband is required. Thus in this case the passband power characteristic of the frequency response of the 35 interconnect system is optimized not by providing only minimal capacitance at the PCB trace and minimal series inductance  $L_1$  and  $L_2$  as practiced in the prior art, but by

providing appropriately adjusted additional capacitance  $C1_{VIA}$  and  $C2_{VIA}$  at the PCB trace and by appropriately increasing  $L1$  and  $L2$  above their minimum levels.

5 Butterworth and Chebyshev Filters

It should be understood that the frequency response of an interconnect system has many characteristics and that its "optimal" frequency response is application-dependent. Thus the appropriate value to which the additional PCB 10 capacitances  $C1_{VIA}$  and  $C2_{VIA}$  and inductances  $L1$  and  $L2$  should be adjusted depends on which frequency response and impedance characteristics are most important for the particular application. In the example of FIG. 6,  $C1_{VIA}$ ,  $C2_{VIA}$ ,  $L1$  and  $L2$  were chosen to maximize the passband power. However other 15 values of  $C1_{VIA}$ ,  $C2_{VIA}$ ,  $L1$  and  $L2$  can optimize other characteristics of the interconnect system. For example when the interconnect system is to convey a lower frequency analog signal with minimal distortion, and where band width is not so important, it may be desirable that the frequency response 20 of the interconnect system have a "maximally flat" passband, having the least possible amount of ripple.

It is beneficial to think of the equivalent circuit of the interconnect system, as illustrated in FIG. 5, as a multiple pole filter. By appropriately adjusting  $C1_{VIA}$ ,  $C2_{VIA}$ , 25  $L1$  and  $L2$  relative to  $C1$ ,  $C2$  and the other components of the interconnect system, the interconnect system can be made to behave, for example, like a well-known, multi-pole "Butterworth" filter which provides a maximally flat frequency response.

30 In other applications, optimal frequency response will be a tradeoff between the bandwidth, allowable passband ripple, and stopband attenuation. Accordingly the values of  $C1_{VIA}$ ,  $C2_{VIA}$ ,  $L1$  and  $L2$  can be selected so that the interconnect system behaves as a form of the well-known, multiple-pole 35 Chebyshev filter. The design of multi-pole Butterworth and Chebyshev filters, including appropriate choices for component values so as to optimize one or more combinations

of characteristics of filter's frequency response, is well-known to those skilled in the art. See for example, pages 59-68 of the book Introduction to Radio Frequency Design by W. H. Hayward, published 1982 by Prentice-Hall, Inc., and incorporated herein by reference.

#### Adjusting Other Components

It is possible to further optimize the frequency response of the interconnect system of FIG. 5 when we also have the freedom to adjust values of other components R1, R2, Z0, C1 and C2. However in practice the values of R1, R2 and Z0 are typically standardized by IC and PCB manufacturers to 50 ohms in high frequency applications. Capacitances C1 and C2 can be adjusted, but only by IC manufacturers, and they typically try to minimize C1 and C2. Via capacitances C1<sub>VIA</sub> and C2<sub>VIA</sub>, or other sources of shunt capacitance that may be connected to the trace, and series inductances L1 and L2 may therefore be the only components of the interconnect system of FIG. 5 that are conveniently adjustable in the manner described above. However it should be understood that, where possible, any or all component values of the interconnect system of FIG. 5 can be adjusted in order to optimize its frequency response and that when we have more latitude in adjusting component values, we can attain a higher level of optimization of frequency response.

#### Impedance Matching

Driver output impedance R1, receiver input impedance R2 and trace impedance Z0 are typically set to similar values (e.g., 50 Ohms) to prevent signal reflections which degrade system frequency response. However in accordance with the invention, it is not necessary that R1 = R2 = Z0, because we can compensate for impedance mismatching by appropriately adjusting L1, L2, C2<sub>VIA</sub> and C1<sub>VIA</sub>. For example pages 59-68 of the above-mentioned book Introduction to Radio Frequency Design illustrate how to adjust other filter component values

to obtain Butterworth and Chebyshev filter frequency response behavior even when R1, R2 and Z0 are dissimilar.

Other Sources of Adjustable PCB Capacitance

5        In the interconnect system of FIG. 4, the necessary additional PCB capacitance is obtained by providing appropriately dimensioned vias 70 and 72. This is a convenient and inexpensive way of providing such capacitance because most PCB manufacturers have the capability of adding  
10      appropriately sized vias to a PCB. Use of vias to provide this capacitance has the added benefit of allowing signals to travel to PCB traces such as PCB traces (not shown in FIG. 4) on other PCB layers, thereby adding to the flexibility with which a designer can lay out a high frequency PCB. It should  
15      be understood, however, that while the necessary PCB capacitance can be conveniently obtained by using vias 70 and 72, such additional capacitance can also be provided by other means, for example by connecting appropriately sized discrete capacitors between PCB trace 68 and ground plane 88.

20       While the foregoing specification has described preferred embodiment(s) of the present invention, one skilled in the art may make many modifications to the preferred embodiment without departing from the invention in its broader aspects. For example, while in the preferred embodiment the  
25      interconnect system employs bond wires 22 and 27 and package legs 24 and 29 to connect nodes of ICs 12 and 14 to PCB trace 26, other types of inductive conductors, such as for example spring wires, could be employed to connect nodes of an integrated circuit to a PCB trace. Also, the interconnect  
30      system of the present invention may be employed to interconnect circuits other than integrated circuits. The appended claims therefore are intended to cover all such modifications as fall within the true scope and spirit of the invention.

Claims

What is claimed is:

1. A method for substantially optimizing a frequency response characteristic of an interconnect system including a conductor for connecting a node of a circuit to an external node, the method comprising the step of

5 adding shunt capacitance to said interconnect system, said shunt capacitance being sized to substantially optimize said frequency response characteristic.

10

2. The method in accordance with claim 1 wherein the step of adding shunt capacitance to said interconnect system comprises the step of connecting a capacitive element to said conductor.

15

3. The method in accordance with claim 1 wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness and maximal passband power.

20

4. The method in accordance with claim 1 wherein said shunt capacitance is sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter

25

5. The method in accordance with claim 1 wherein said shunt capacitance is sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

30

6. The method in accordance with claim 1 further comprising the step of  
adding series inductance to said conductor, said series inductance and said shunt capacitance being sized to substantially optimize said frequency response characteristic.

35

7. A method for substantially optimizing a characteristic of a frequency response of an interconnect system including a conductor for connecting a node of a

circuit to an external node, the method comprising the step of adjusting inductance of said conductor to substantially optimize said frequency response characteristic.

5 8. The method in accordance with claim 7 wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness and maximal passband power.

10 9. The method in accordance with claim 7 wherein said inductance is adjusted so that said interconnect system acts substantially as a multiple-pole Butterworth filter.

15 10. The method in accordance with claim 7 wherein said inductance is adjusted so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

20 11. A method for substantially optimizing a characteristic of a frequency response of an interconnect system connecting a node of an integrated circuit to a printed circuit board (PCB) trace, wherein the interconnect system comprises a bond pad connected to said node and a conductor linking said bond pad to said PCB trace, the method comprising the step of adding shunt capacitance to said PCB trace, said capacitance being sized to substantially optimize said frequency response characteristic.

30 12. The method in accordance with claim 11 wherein the step of adding shunt capacitance to said PCB trace comprises the step of connecting a capacitive element to said PCB trace.

35 13. The method in accordance with claim 11 wherein said capacitive element comprises a via connected to said PCB trace.

14. The method in accordance with claim 11 wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness and maximal passband power.

5 15. The method in accordance with claim 11 wherein said capacitance added to said PCB trace is sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter.

10 16. The method in accordance with claim 11 wherein said capacitance added to said PCB trace is sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

15 17. The method in accordance with claim 11 further comprising the step of adding series inductance to said conductor, said series inductance and said shunt capacitance being sized to substantially optimize said frequency response characteristic.

20 18. The method in accordance with claim 17 wherein the step of adding series inductance to said conductor comprises increasing a length of said conductor.

25 19. The method in accordance with claim 18 wherein said shunt capacitance and series inductance are sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter

30 20. The method in accordance with claim 18 wherein said shunt capacitance and series inductance are sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

35 21. A method for substantially optimizing a characteristic of a frequency response of an interconnect system connecting a node of an integrated circuit to a

printed circuit board (PCB) trace, wherein the interconnect system comprises a bond pad connected to said node and a conductor linking said bond pad to said PCB trace, the method comprising the step of adding series inductance to said conductor, said series inductance being sized to substantially optimize said frequency response characteristic.

22. The method in accordance with claim 21 wherein the step of adding series inductance to said conductor comprises increasing a length of said conductor.

23. The method in accordance with claim 21 wherein said series inductance is sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter

24. The method in accordance with claim 21 wherein said series inductance is sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

25. A method for optimizing a characteristic of a frequency response of an interconnect system interconnecting a driver on a first integrated circuit (IC) to a receiver on a second IC, wherein the interconnect system comprises a printed circuit board (PCB) trace, a first bond pad implemented on said first IC and connected to said driver, a first conductor linking said first bond pad to said PCB trace, a second bond pad implemented on said second IC and connected to said receiver, and a second conductor linking said second bond pad to said PCB trace, the method comprising the steps of

attaching a first capacitive element to said PCB trace near a first point of contact between said first conductor and said PCB trace; and

35 attaching said second capacitive element to said PCB trace near a second point of contact between said second conductor and said PCB trace,

wherein capacitances of said first and second capacitive elements are sized to substantially optimize said frequency response characteristic.

5 26. The method in accordance with claim 25 wherein said first and second capacitive elements comprise vias.

10 27. The method in accordance with claim 25 wherein said first and second capacitive element comprise discrete capacitors.

15 28. The method in accordance with claim 25 wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness, and maximal passband power.

20 29. The method in accordance with claim 25 wherein said capacitances of said first and second capacitive elements are sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter.

25 30. The method in accordance with claim 25 wherein said capacitances of said first and second capacitive elements are sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

30 31. The method in accordance with claim 25 further comprising the step of  
adjusting inductances of said first and second conductors to substantially optimize said frequency response  
characteristic.

35 32. The method in accordance with claim 31 wherein the step of adjusting inductances of said first and second conductors comprises adjusting lengths of said first and second conductors.

33. The method in accordance with claim 31 wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness, and maximal passband power.

5 34. The method in accordance with claim 31 wherein said capacitances of said first and second capacitive elements are sized so that said interconnect system acts substantially as a multiple-pole Butterworth filter.

10 35. The method in accordance with claim 31 wherein said capacitances of said first and second capacitive elements are sized so that said interconnect system acts substantially as a multiple-pole Chebyshev filter.

15 36. A method for optimizing a characteristic of a frequency response of an interconnect system interconnecting a driver on a first integrated circuit (IC) to a receiver on a second IC, wherein the interconnect system comprises a printed circuit board (PCB) trace, a first bond pad implemented on said first IC and connected to said driver, a first conductor linking said first bond pad to said PCB trace, a second bond pad implemented on said second IC and connected to said receiver, and a second conductor linking said second bond pad to said PCB trace, the method comprising  
20 the step of adjusting inductances of said first and second conductors to substantially optimize said frequency response characteristic.

30 37. The method in accordance with claim 36 wherein the step of adjusting inductances of said first and second conductors comprises adjusting lengths of said first and second conductors.

35 38. An interconnect system for interconnecting a node of an integrated circuit to a printed circuit board (PCB) trace, the interconnect system comprising:  
39 a bond pad connected to said node;

a conductor having inductance linking said bond pad to said PCB trace; and

a capacitive element having capacitance connected to said trace,

5 wherein the capacitance of said capacitive element and the inductance of said conductor are substantially greater than minimum realizable values and are adjusted to substantially optimize a frequency response characteristic of said interconnect system.

10

39. The interconnect system in accordance with claim 38 wherein said capacitive element comprises a via connected to said PCB trace.

15

40. The interconnect system in accordance with claim 38 wherein said inductance is adjusted by increasing a length of said conductor substantially beyond a minimum practical length needed to interconnect said node and said PCB trace.

20

41. An interconnect system for interconnecting a first circuit implemented in a first integrated circuit (IC) and having output resistance and output capacitance to a second circuit implemented in a second IC and having input resistance and input capacitance, the interconnect system comprising:

a printed circuit board (PCB) trace having a characteristic impedance,

a first bond pad implemented on said first IC and connected to said first circuit,

30

a first conductor linking said first bond pad to said PCB trace,

a second bond pad implemented on said second IC and connected to said second circuit,

35

a second conductor linking said second bond pad to said PCB trace,

a first capacitor attached to said PCB trace, and a second capacitor element attached to said PCB trace,

wherein capacitances of said first and second capacitors and inductances of said first and second conductors are sized relative to said output and input resistances, to said first and second capacitances, to said characteristic impedance, 5 and to said input and output capacitances so as to substantially optimize a characteristic of a frequency response of said interconnect system.

42. The interconnect system in accordance with claim 41  
10 wherein said first capacitor is attached to said PCB trace near a first point of contact between said first conductor and said PCB trace, and

15 wherein said second capacitor is attached to said PCB trace near a second point of contact between said second conductor and said PCB trace.

43. The interconnect system in accordance with claim 41  
wherein said first and second capacitors comprise vias.

20 44. The interconnect system in accordance with claim 41  
wherein said frequency response characteristic is one of maximal passband width, maximal passband flatness and maximal passband power.




25 45. The interconnect system in accordance with claim 41  
wherein said capacitances of said first and second capacitors and inductances of said first and second conductors are sized so that said interconnect system operates substantially as a multiple- pole Butterworth filter

30 46. The interconnect system in accordance with claim 41  
wherein said capacitances of said first and second capacitors and inductances of said first and second conductors are sized so that said interconnect system operates substantially as a 35 multiple- pole Chebyshev filter.

47. The interconnect system in accordance with claim 41 wherein the characteristic impedance of said trace substantially matches said input and output resistances.

5 48. The interconnect system in accordance with claim 41 wherein said characteristic impedance of said trace does not substantially match at least one of said input and output resistances.

10 49. The interconnect system in accordance with claim 41 wherein said input and output resistances are substantially dissimilar.






FIG. 4




FIG. 5




FIG. 6

# INTERNATIONAL SEARCH REPORT

Int'l. Application No  
PCT/US 00/04858

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H03H7/38

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01P H01L H03H

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 424 693 A (LIN CHAO-HUI) 13 June 1995 (1995-06-13) the whole document	1, 2
A		3, 7, 11, 12, 21, 25, 27, 36, 38, 41, 47

Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the International filing date
- "L" document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the International filing date but later than the priority date claimed

- "T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the International search

24 May 2000

Date of mailing of the International search report

08/06/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3018

Authorized officer

Coppieters, C

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No  
**PCT/US 00/04858**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
<b>US 5424693</b>	<b>A</b>	<b>13-06-1995</b>	<b>NONE</b>